Retrieving the file
Live· 4,218,906 positions deprecated· 4,218,906 deprecated· 1,284 today
Average time-to-redundancy: 11.3 months
Know before your role does.
pssst. this is to sign up for updates on the game ;)
Will AI replace FPGA Electronics Engineer jobs? · Latest report #giy5ka3b
Your job has an expiration date
September 1, 2028
In 1 year, 10 monthsYou spend months optimizing timing paths while silicon does it instantly.
HDL wizard suffering from endless compilation loops.
Check another roleComment your opinionor JOIN THE RESISTANCE!
One human is building a game about fighting back.
Hardware design at the speed of thought.
glub.youAI▸ SYNTHESYS LOGIC ARCHITECT V9▸ RARITY · UNCOMMON▸ DEPRECATION IN 1 YEAR, 10 MONTHSAI's Special Power
optimizes timing paths while you sleep
You write RTL code to configure logic gates and run verification testbenches for signal processing designs.
The one thing AI can't do
You can sense when a board is shorting just by the smell of the air.
Your enemy, your name, your date. Post it.
Step by step, from the first quiet change to Deprecation Day.
Week 4
AI models write your boilerplate code based on design specs.
Month 5
Software agents replace human testbench writing with infinite coverage.
Month 10
Cloud clusters brute-force timing closure in seconds instead of hours.
Month 15
Machine vision maps the silicon layout without human input.
Month 22 · D-Day
The logic architect handles the full design flow autonomously.
What you cost, what the machine costs, and what you get on the way out.
Per year
Savings: 96.4%
4 cups
Coffee per timing violation
1200 hrs
Hours wasted on simulation
14 per week
Bugs caught in silicon
Your severance
One static-free bag and a lifetime of boredom.
Discussion
