Retrieving the file
Live· 4,218,906 positions deprecated· 4,218,906 deprecated· 1,284 today
Average time-to-redundancy: 11.3 months
Know before your role does.
pssst. this is to sign up for updates on the game ;)
Will AI replace FPGA Hardware Engineer jobs? · Latest report #dzy4zezn
Your job has an expiration date
May 24, 2028
In 1 year, 7 monthsYour synthesised logic gates will soon be generated by a cheaper algorithm.
Still dreaming in Verilog and VHDL nightmares.
Check another roleComment your opinionor JOIN THE RESISTANCE!
One human is building a game about fighting back.
Perfect timing, zero coffee breaks.
help!you▸ SYNTHE-SYS 9000▸ RARITY · UNCOMMON▸ DEPRECATION IN 1 YEAR, 7 MONTHSAI's Special Power
optimises your gate count until it vanishes
You define complex digital circuits using RTL and verify timing constraints on silicon. You spend your life fighting synthesis tools.
The one thing AI can't do
You can sense why the physical board is smoking before the debugger reports it.
Your enemy, your name, your date. Post it.
Step by step, from the first quiet change to Deprecation Day.
Week 4
Code agents catch your syntax errors before the compiler even looks.
Month 4
Cloud clusters iterate on layout timing faster than your local workstation.
Month 9
AI models suggest hardware architectures based on your functional requirements.
Month 14
Validation bots run millions of test vectors through hardware simulation daily.
Month 19 · D-Day
The compiler fully replaces the need for human logic design oversight.
What you cost, what the machine costs, and what you get on the way out.
Per year
Savings: 96.7%
4 cups
Coffee consumed per commit
12 percent
Unresolved timing errors
8 hours
Average simulation wait time
Your severance
A lifetime supply of lead-free solder paste.
Discussion
