Retrieving the file
Live· 4,218,906 positions deprecated· 4,218,906 deprecated· 1,284 today
Average time-to-redundancy: 11.3 months
Know before your role does.
pssst. this is to sign up for updates on the game ;)
Will AI replace RTL Design Engineer jobs? · Latest report #spqhnsrg
Your job has an expiration date
May 24, 2028
In 1 year, 7 monthsEnjoy your final thousands of lines of Verilog before the heat death.
Gate-level gatekeeper, keeper of the clock-tree nightmare.
Check another roleComment your opinionor JOIN THE RESISTANCE!
One human is building a game about fighting back.
Turning architecture specs into silicon without the coffee.
pop?you▸ SYNTHETIX-CORE V4▸ RARITY · UNCOMMON▸ DEPRECATION IN 1 YEAR, 7 MONTHSAI's Special Power
optimises your gate-level netlist in seconds
You write hardware descriptions in Verilog and VHDL. Then you simulate, debug, and pray it synthesizes.
The one thing AI can't do
You can still explain why the timing failed when the EDA tool reports success.
Your enemy, your name, your date. Post it.
Step by step, from the first quiet change to Deprecation Day.
Week 3
Smart agents start writing your boilerplate Verilog modules automatically.
Month 5
Constraint solvers replace your manual testbench writing and edge-case hunting.
Month 11
Neural nets optimize gate-level netlists better than your tired brain.
Month 16
High-level synthesis tools turn C++ directly into production-grade silicon.
Month 19 · D-Day
The machine generates the final bitstream and retires your login.
What you cost, what the machine costs, and what you get on the way out.
Per year
Savings: 94.5%
45 litres
Coffee consumed per tape-out
99.9 percent
Simulation cycles wasted
Infinite
Bugs hidden in logic
Your severance
A lifetime subscription to outdated FPGA development boards.
Discussion
