Retrieving the file
Live· 4,218,906 positions deprecated· 4,218,906 deprecated· 1,284 today
Average time-to-redundancy: 11.3 months
Know before your role does.
pssst. this is to sign up for updates on the game ;)
Will AI replace RTL Designer jobs? · Latest report #43iddmqd
Your job has an expiration date
May 24, 2028
In 1 year, 7 monthsYour Verilog will soon be written by a machine that never sleeps.
Digital architect of nightmares, dreamer of synchronous state machines.
Check another roleComment your opinionor JOIN THE RESISTANCE!
One human is building a game about fighting back.
Silicon logic generation without the human fatigue.
help!youAI▸ CHIPARCHITECT-X9▸ RARITY · UNCOMMON▸ DEPRECATION IN 1 YEAR, 7 MONTHSAI's Special Power
optimises gate-level paths in real-time
You write RTL code for memory interfaces and verify complex hardware timing paths.
The one thing AI can't do
You can still intuit the physical reality behind a bizarre timing violation report.
Your enemy, your name, your date. Post it.
Step by step, from the first quiet change to Deprecation Day.
Week 4
Smart agents start fixing your syntax errors before you notice.
Month 5
AI models generate optimal RTL from high-level interface requirements.
Month 10
Formal verification agents replace your manual testbench writing efforts.
Month 15
Autonomous loops resolve timing paths faster than any human engineer.
Month 19 · D-Day
The compiler now writes the hardware directly from pure intent.
What you cost, what the machine costs, and what you get on the way out.
Per year
Savings: 97.1%
45 litres
Coffee consumed per tape-out
12 percent
Bugs introduced in RTL
99 percent
Simulation time savings
Your severance
A one-way ticket to a non-silicon hobby.
Discussion
